-
- News
- Books
Featured Books
- smt007 Magazine
Latest Issues
Current IssueBox Build
One trend is to add box build and final assembly to your product offering. In this issue, we explore the opportunities and risks of adding system assembly to your service portfolio.
IPC APEX EXPO 2024 Pre-show
This month’s issue devotes its pages to a comprehensive preview of the IPC APEX EXPO 2024 event. Whether your role is technical or business, if you're new-to-the-industry or seasoned veteran, you'll find value throughout this program.
Boost Your Sales
Every part of your business can be evaluated as a process, including your sales funnel. Optimizing your selling process requires a coordinated effort between marketing and sales. In this issue, industry experts in marketing and sales offer their best advice on how to boost your sales efforts.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - smt007 Magazine
iNEMI Call for Participation Webinar Dec. 12
December 6, 2019 | iNEMIEstimated reading time: 1 minute
Flip chip electronic packages are commonly used to address today’s high-density interconnect needs. However, the formation of small voids (microvoids) can occur in solder-based flip chip joints during the assembly process and these voids tend to grow after multiple reflows. This can be a concern for certain applications that involve high electrical and thermal flux across the flip chip where void formation can have an impact on electromigration in the joint. The presence of a void can accelerate complete open failure due to electromigration.
This project will study voids in flip chip interconnect to determine their location and volume. It will also seek to understand how voiding in 1st level interconnect affects product reliability and what level of voiding is acceptable while maintaining reliability requirements. The project will have two distinct phases:
- Phase 1: Determine recommended inspection capabilities for micro-voids in 1st level interconnect materials
- Phase 2: Determine the relationship between voids and the electrical and mechanical reliability of the assembly
The project is expected to develop technical guidelines regarding acceptable voiding characteristics for flip chip interconnects that can be shared with industry and relevant standards bodies.
The 1st Level Interconnect Void Characterization Project is led by Lee Kor Oon (Intel) as project leader, with Sze Pei Lim (Indium) and Kiyoshi Ooi (Shinko) as co-leaders. Click here for additional project information.
Call-for-Participation Webinars
If you are interested in this project, please join us for one of our call-for-participation webinars. These webinars are open to industry (iNEMI membership is not required). Participants must register in advance. Click on the links below to register. For additional information, please contact Masahiro Tsuriya (m.tsuriya@inemi.org).
Session 1 (APAC)
Date: December 12, 2019
Time: 10:00 a.m. JST (Japan)
9:00 a.m. CST (China)
8:00 p.m. EST (U.S.) on Dec. 11
5:00 p.m. PST (U.S.) on Dec. 11
Session 2 (Americas and EMEA)
Date: December 12, 2019
Time: 7:00 a.m. EST (U.S.)
1:00 p.m. CET (Europe)
8:00 p.m. CST (China)
9:00 p.m. JST (Japan)
Suggested Items
Hentec/RPS Publishes an Essential Guide to Selective Soldering Processing Tech Paper
04/17/2024 | Hentec Industries/RPS AutomationHentec Industries/RPS Automation, a leading manufacturer of selective soldering, lead tinning and solderability test equipment, announces that it has published a technical paper describing the critical process parameters that need to be optimized to ensure optimal results and guarantee the utmost in end-product quality.
Empowering Electronics Assembly: Introducing ALPHA Innolot MXE Alloy
04/16/2024 | MacDermid Alpha Electronics SolutionsIn the rapidly evolving electronics industry, where innovation drives progress, MacDermid Alpha Electronics Solutions is committed to setting a new standard. Today, we are pleased to introduce ALPHA Innolot MXE, a revolutionary alloy meticulously engineered to address the critical needs of enhanced reliability and performance in modern electronic assemblies.
New Book on Low-temperature Soldering Now Available
04/17/2024 | I-Connect007I-Connect007 is pleased to announce that The Printed Circuit Assembler’s Guide to… Low-temperature Soldering, Vol. 2, by subject matter experts at MacDermid Alpha Electronics Solutions, is now available for download.
Inkjet Solder Mask ‘Has Arrived’
04/10/2024 | Pete Starkey, I-Connect007I was delighted to be invited to attend an interactive webinar entitled “Solder Mask Coating Made Easy with Additive Manufacturing,” hosted by SUSS MicroTec Netherlands in Eindhoven. The webinar was introduced and moderated by André Bodegom, managing director at Adeon Technologies, and the speakers were Mariana Van Dam, senior product manager PCB imaging solutions at AGFA in Belgium; Ashley Steers, sales manager at Electra Polymers in the UK; and Dr. Luca Gautero, product manager at SUSS MicroTec Netherlands.
TE Connectivity Orders Hentec Industries/RPS Automation Pulsar Solderability Testing System
04/09/2024 | Hentec Industries/RPS AutomationHentec Industries/RPS Automation, a leading manufacturer of selective soldering, lead tinning and solderability test equipment, is pleased to announce that TE Connectivity has finalized the purchase of a Pulsar solderability testing system.