-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Cadence’s Brad Griffin Digs Deep Into DDR
February 22, 2015 | Kelly Dack, I-Connect007Estimated reading time: 12 minutes
Guest Editor Kelly Dack stopped by the Cadence Design Systems booth at DesignCon 2015, where he sat down with Product Marketing Manager Brad Griffin to discuss Cadence’s advanced PCB design and signal integrity tools, and the company’s focus on DDR.
Kelly Dack: Brad, since you’re the product marketing director for Cadence Design Systems, I’d like to ask a few questions about your DDR products. But first, please give us a brief overview of DDR.
Brad Griffin: I’d be happy to. One of the main things with a computer is that it has memory and you can store data in that memory—that’s kind of what makes it a computing device. So they’ve been finding ways over the life of electronics to store and retrieve data faster out of memory. Somewhere around 2002, we came up with this idea of doubling the data rate in DDR memory, or double data rate memory. That was unique because basically, we clocked the data into the memory, both on the rising edge and on the falling edge of the clock. It was a clever way with the same sort of signaling to basically double the data rate speeds.
KD: Was there an organization involved? Was it standardized?
BG: That’s really good question. As of right now, there's a standard committee called JEDEC, and I'm going to assume they were in place back in the 2002 timeframe, but I’d have to go back and check. But obviously there's memory companies and they have to be able to plug-and-play with different controllers as they’re driving the memory, so there's probably always been a standard they’ve been marching toward. That process used to be a lot simpler. You’d be transferring data at maybe 100 megabits per second. You would send the data, clock it in, and it wasn’t nearly as complicated as it is now.
KD: So where has DDR come from, and where is it now?
BG: There was DDR2 and then DDR3, and probably 2015 is going to be the transition where most DDR3 designs go over to DDR4. Typically, this happens because the DDR4 memory will actually become less expensive than some of the DDR3 memory.
KD: What does that mean as far as the technology from a power standpoint as well as a data standpoint?
BG: The main difference from a technology standpoint from DDR3 to DDR4 is the speed. It basically just gets faster. So any application you have in the computer that’s run with DDR4 memory will make for a faster computer than one running with DDR3. One of the exciting things that has migrated probably over the last five to seven years is this new version of DDR called LPDDR, which stands for low power. That’s been something primarily used in mobile devices because you certainly don’t want your cell phone to run out of power in the middle of the day.
KD: With this reference to power, if I understand correctly, DDR came from a 2.5 V system and shrunk to 1.8 V and 1.5 V, and DDR4 is down at a little over 1 V. That seems really low already, so where will the LPDDR take us?
BG: If you can believe it, the LPDDR4 specification only has a 300 mV swing, so it's really low. That means that for signal integrity and power integrity engineers, there's really very little margin left. We said there was very little margin left when it was 1.5 V, and now we’re down to 300 mV; this very small swing of data means that your signals have to be clean and your power planes have to basically be stable. Because then you have to have a power/ground bounce associated with simultaneous switching signals. It’s going to basically make it so that you're not going to meet the signal quality requirements that JEDEC puts in place for LPDDR4. So designs are getting really interesting. What we’re excited about this year at DesignCon are the things we’ve been putting into our tools to enable designers to validate that they've done everything they need to do to meet the LPDDR4 requirements.
Page 1 of 3
Suggested Items
IDTechEx Explores the Role of 3D Cu-Cu Hybrid Bonding in Powering Future HPC and AI Products
04/18/2024 | PRNewswireSemiconductor packaging has evolved from traditional 1D PCB levels to cutting-edge 3D hybrid bonding at the wafer level, achieving interconnecting pitches as small as single micrometers and over 1000 GB/s bandwidth. Key parameters, including Power, Performance, Area, and Cost, are crucial considerations
Intel Brings AI-Platform Innovation to Life at the Olympic Games
04/18/2024 | BUSINESS WIREIntel announced its plans for the Olympic and Paralympic Games Paris 2024. Bringing AI Everywhere, Intel will implement artificial intelligence technology powered by Intel processors on the world’s biggest stage.
Adura Solutions Exhibits at Del Mar 2024
04/18/2024 | Adura SolutionsSumit Tomar, CEO of Adura Solutions, has announced that his company will be exhibiting at this year's Del Mar Electronics and Manufacturing Show to be held at the Del Mar Fairgrounds, San Diego, California, April 24-25.
Australian Flow Batteries and The SCHMID Group Announce Groundbreaking Memorandum of Understanding
04/17/2024 | SCHMID GroupAustralian Flow Batteries Pty Ltd (AFB), a leader in innovative energy solutions and economical, safe, and reliable power storage, and SCHMID Energy Systems GmbH a company of the German SCHMID Group, a global technology leader with a rich history in delivering innovative solutions across multiple industries including Electronics, Renewables, and Energy Storage sectors, are thrilled to announce the signing of a Memorandum of Understanding (MoU)
Ansys Joins BAE Systems’ Mission Advantage Program to Advance Digital Engineering Across US Department of Defense
04/16/2024 | ANSYSAnsys announced it is working with BAE Systems, Inc., to accelerate the adoption of digital engineering and MBSE across the Department of Defense (DoD).